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Abstract— This research article proposes a synthetic ground 
connected frequency-dependent negative resistance (FDNR) 
simulator with electronic tuning facility. The presented 
simulator is realized by using two voltage differencing current 
conveyors (VDCCs) along with three grounded passive 
components (one resistance and two capacitances). Due to use 
of all grounded passive element, this circuit is suitable for IC 
integration. The negative resistance offered by proposed 
simulator circuit can be control by varying the bias currents of 
used VDCCs. The presented circuit configuration simulates 
pure FDNR with no need to meet any passive component 
matching condition. The behavior of designed synthetic FDNR 
circuit in non-ideal environment is found not deviated from the 
ideal behavior with low active and passive sensitivity indexes. 
To find the behavior of presented circuit at high frequencies, 
the parasitic analysis has been carried out considering the 
terminal parasitics employed VDCCs. The usability of realized 
synthetic FDNR is validated by constructing second order low-
pass, band-pass and band-reject filters. To verify the 
mathematical analysis, the presented configuration is 
simulated under PSPICE simulation environment. 
 
Index Terms — Electronic Tuning Facility; Grounded 





The concept of frequency-dependent negative resistance 
(FDNR) was proposed in [1], which is a very helpful circuit 
component for designing and synthesis of active elements 
based filters. Various FDNR simulation circuits using 
different active elements were proposed in reported 
literature [2-22]. The FDNR simulation circuits to simulate 
“FDNR in floating state” were reported in [2-16]. These 
circuit configurations experience one or more of subsequent 
disadvantages (i) no electronic tuning facility[2-6, 9-15] 
(ii)employment of more than two active components [2, 4-9, 
11-14, 16] (iii) employment of more than three passive 
components [3, 7, 9, 11-13] (iv)employment of 
“capacitance(s) in floating state” [2-5, 10, 13-14] (v) 
employment of “resistance(s) in floating state” [2-5, 13, 14] 
and (vi) need of current copy terminals in used active 
elements[10]. These presented “FDNRs in floating state” 
can be converted into grounded FDNRs simply by 
grounding one of the floating end. 
In addition to synthetic “grounded FDNRs’ realized from 
floating FDNR simulation structures, several grounded only 
synthetic FDNRs were also proposed by various researchers 
[17-22].  
A synthetic grounded FDNR constructed using single 
current conveyor (CCII) and six passive elements was 
reported in [17] but this simulator undergo many 
disadvantages features such as excessive requirement of  
passive components, employment of floating capacitance, 
unavailability of resistance tuning through electronic means 
and need of matched passive components. A synthetic 
grounded FDNR realized using three current controlled 
current conveyors (CCCIIs) was presented in [18]. Although 
current controllability of CCCII makes this realization 
“electronically tunable” but employment of three CCCIIs 
requires more area on chip in integration. A grounded 
FDNR simulation structure using two current feedback 
operational amplifiers (CFOAs), two floating resistances 
and two grounded capacitances was proposed in [19] but 
this structure does not has the benefit of electronic tuning 
and need  matched components for lossless FDNR 
realization. The configurations reported in [20], employs 
single FDCCII but all these circuits need matching 
components and do not have facility of resistance tuning 
through electronic means. Single CFOA based two synthetic 
grounded FDNRs were presented in [21] but both these 
structures have floating capacitances and passive element 
matching constraints. In [22], a single dual–X terminal 
current conveyor (DX-CCII) based synthetic grounded 
FDNR was presented. But use of floating capacitance and 
resistance with no facility of electronic tuning makes this 
simulator not very useful. A grounded FDNR employing 
single operational transresistance amplifier (OTRA), two 
resistances, two capacitances and one voltage buffer was 
reported in [23], but this configuration requires component 
matching for realizing lossless grounded FDNR. 
Employment of floating capacitances is one another 
drawback of this circuit. A grounded FDNR with electronic 
control facility using two voltage differential buffered 
amplifier (VDBAs) was reported in [24] but use of floating 
resistances and capacitances makes this configuration 
unsuitable for integration. One another grounded FDNR 
simulator with electronic tuning employing five operational 
transconductance amplifiers (OTAs) was proposed in [25] 
but but use of excessive number of active element makes 
this configuration bulky and require large area on chip in 
monolithic integration.    
Therefore, the objective of this paper is to present a new 
synthetic grounded FDNR circuit which is constructed by 
employing two VDCCs, single grounded resistance and two 
grounded capacitances.  
This configuration offers several useful attributes such as; 
low requirements of active and passive components (two 
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VDCCs, two capacitances and one resistance), all the 
passive elements are grounded, electronic tuning facility of 
realized negative resistance, no requirements of matching 
components, low values of sensitivity indexes and no effect 
on circuit behavior in  non-ideal environment. The 
maximum operational frequency of simulated FDNR is also 
evaluated considering the terminal parasitics of VDCCs. 
 
II. BASIC IDEA OF VDCC 
 
The idea VDCC active element was invented in [26] and 
it was found that VDCC is a very useful and versatile active 
device with six current/voltage ports. It has current 
controlled input stage transconductance gain and appropriate 
voltage/current relationships among various ports.  
In recent past several applications of VDCC in biquad 
filter designing [27], impedance simulators [28-30] and 
oscillator implementations [31-33] were presented by 
different researchers. 
The block representation of conventional VDCC is shown 
in Figure 1.  
The terminals N, P, WN, WP and Z are at high impedances 




Figure 1: Circuit Symbol of VDCC 
 
The voltage-current relationships among terminals of 



























































































Where, “gm” is input stage transconductance gain and IP, 
IN, IWP, IWN, IZ and IX are currents at “P” terminal, “N” 
terminal, “WP” terminal, “WN” terminal, “Z” terminal and 
“X” terminal respectively. In the same manner VP, VN, VZ 
and VX are voltages at “P” terminal, “N” terminal, “Z” 
terminal and “X” terminal respectively.  
The Popular implementation of VDCC using CMOS 
transistors is given in [28]. 
 
III. PROPOSED SYNTHETIC GROUNDED FDNR 
 




Figure 2: Proposed synthetic grounded FDNR using VDCCs 
 
By the theoretical analysis of circuit given in Figure 2, the 






















D   (3) 
So, Equation (2) clearly indicates that configuration 
shown in Figure  2 simulates the behavior of a grounded 
FDNR and the simulated negative resistance is inversely 
proportional to square of frequency. The value of realized 
negative resistance at some constant frequency can be varied 
by varying transcoductance gains gm1 and gm2 of VDCC-1 
and VDCC-2. 
 
IV. NON-IDEAL ANALYSIS 
 
In non ideal environment, the defining equations of 
































































































Where α is transconductance error, γwp and γwn are 
tracking errors in current transfer and β is tracking error in 
voltage transfer.  
Considering Equation (4), non-ideal input admittance of 
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Where γwp1, β1 and α1 are tracking errors in VDCC-1 and 
γwn2, β2 and α2, and are errors in VDCC-2. It can be 
concluded from Equation (5) that even in non-ideal 
environment, the proposed FDNR simulation configuration 
acts like a lossless grounded FDNR. Therefore, the behavior 
of realized configuration is not deviating from ideal 
behavior even considering non-ideal tracking errors. The 
sensitivities of realized negative resistance with respect to 
active and passive components and parameters were 












































It can be seen from Equation (7) to Equation (12) that all 
the sensitivity indexes have magnitude equal to or less than 
unity. 
 
V. EFFECTS OF VDCC TERMINAL PARASITICS 
 
At high frequencies the terminal parasitics of VDCC 
become significant and manipulate the behavior of VDCC 
based circuits. In CMOS based implementation of VDCC 
[25], a combination of grounded parasitic resistance “RP” 
and grounded parasitic capacitance “CP” exist at terminal 
“WP”. Similarly the port “WN” consist of a parallel 
combination of grounded parasitic capacitance “CN” and 
grounded parasitic resistance “RN”.  At “X” terminal a very 
low value series parasitic resistance “Rx” appears and at “Z” 
terminal a very high value ground connected parasitic 
resistance “RZ” exists. Including parasitics of VDCC-1 and 
VDCC-2, the presented synthetic FDNR circuit has been 





Figure 3: Proposed synthetic grounded FDNR including port parasitics 












  (13) 
22 CCC PA   (14) 
22 XB RRR   (15) 
 
The input admittance of configuration shown in Figure 3 
















































































The equivalent circuit of non-ideal model of proposed 
synthetic FDNR shown in Figure 3 can be found using Eq. 




Figure 4: Equivalent circuit of configuration shown in Figure  3. 
 
From Figure 4, it can be seen that the configuration shown 
in Figure 3 is realizing a complex circuit network which 
includes a floating FDNR with several additional lossy 
resistances and capacitances developed due to terminal 
parasitic impedances of VDCCs. So, circuit is no longer 
behaving like a grounded FDNR. The intended FDNR “DP” 











  (17) 
 
The CE, RE, CF and RF are lossy passive elements.  The 







































  (19) 
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Therefore, it is clear that for high frequency applications, 
the terminal parasitics of VDCCs become effective and the 
behavior of presented simulator circuit is no longer like a 
lossless grounded FDNR. The maximum operating 
frequency up-to which the circuit behavior is unaffected by 
















  (22) 
 
VI. APPLICATION EXAMPLES 
 
To show the workability of designed synthetic grounded 
FDNR, some application examples have been discussed. 
According to concept proposed in [1], a passive LCR 
networks can be transformed to CDR network without 
changing the transfer function. By using the method 
reported in [1], some CDR filters have been developed 
employing realized synthetic FDNR. 
(i) A passive CDR network structure is shown in Figure 5, 
which realized second order low-pass transfer function 
(Vout1/Vin) as well as band-reject transfer function 
(Vout2/Vin). The active realization of this network using 
proposed grounded FDNR is shown in Figure 6. The voltage 






































































Figure 5: Passive dual function CDR filter. 
 
 
Figure 6: Proposed Synthetic FDNR based implementation of filter shown 
in Figure 5 
 
(ii) A second order band-pass CDR filter is shown in 
Figure 7 and its active realization using presented grounded 
FDNR has been shown in Figure 8. The voltage transfer 


































Figure 8: Proposed Synthetic FDNR based implementation of filter shown 
in Figure 7. 
 
VII. SPICE SIMULATION RESULTS 
 
The demonstration of working of presented synthetic 
grounded FDNR shown in Figure 2 has been done by 
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running PSPICE simulations using CMOS model of VDCC 
[28]. The passive component values used for simulation 
were; C1 =C2= 1nF, R2=1kohm, gm1=gm2= 277.3 μA/V with 
power supply of ± 0.9V DC. The magnitude response plot of 
input impedance of presented synthetic grounded FDNR is 
shown in Figure 9. This plot clearly illustrates that the 
magnitude response obtained by circuit simulation is very 
close to ideal magnitude response during the frequency 
range of 19.4 kHz to 1.52MHz. Similarly Figure 10 
indicates that the simulated phase response plot of realized 
synthetic FDNR is closely matching with ideal phase value 
of -1800 from 23.7 kHz to 514.4 kHz. At high frequencies, 
the simulated magnitude/phase responses start moving away 








Figure 10: Phase response of input impedance of proposed synthetic 
grounded FDNR 
 
To show the electronic tuning of presented synthetic 
FDNR, the simulations have been performed for different 
values of bias current Ib2 of VDCC-2. The magnitude 
responses plots for bias current Ib2 (of VDCC-2)=Ib= 60 µA, 
40µA and 20µA have been shown in Figure 11, keeping bias 
current Ib1 of both the VDCCs as 40µA and bias current Ib2 
of VDCC-2 as 25 µA. 
 
 
Figure 11: Magnitude response of input impedance of realized synthetic 
FDNR for different values of bias current. 
 
The performance of second order dual mode CDR filter 
shown in Figure 6 is confirmed by simulating it using 
CMOS VDCC [28] with passive elements values; R = R2 = 
1kΩ  and C1 = C2 = C= 1nf. The simulated low-pass 
response (Vout1/Vin) and band-reject response (Vout2/Vin) are 
shown in Figure 12 and Figure13 respectively. The low-pass 
response shown in Figure 12 has a pass-band ripple with 
cutoff frequency of 156.2 kHz. The ideal value of cutoff 
frequency is found 159.23 kHz. Hence simulated behavior 
has close match with ideal behavior.  
On investigating the band-reject frequency response 
shown in Figure 13, it is found that the simulated central 
frequency is 158.21 kHz which is very near to ideal notch 
frequency value 159.23 kHz. 
 
 
Figure 12: Simulated low-pass frequency response (Vout1/Vin) of circuit 
shown in Figure 6. 
 
 
Figure 13: Simulated band-reject filtering response (Vout2/Vin) of circuit 
shown in Figure 6 
 
The performance of second order CDR band-pass filter 
given in Figure 8 is also demonstrated by SPICE 
simulations. The component values used for simulation 
purpose were selected as; R = R2 = 1kΩ and C1 = C2 = C= 
1nf. The simulated band-pass filtering response (Vout/Vin) is 
shown in Figure 14, which clearly illustrate that maximum 
voltage gain is .95 with central frequency of 157.23 kHz. 
The ideal central frequency is found 159.23 kHz which is 




Figure 14: Simulated band-pass filtering response (Vout/Vin) of circuit 
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VIII. CONCLUSION 
 
A VDCC based synthetic grounded FDNR has been 
demonstrated. The proposed synthetic FDNR is constructed 
by employing two VDCCs and three grounded passive 
elements.  The negative resistance realized by developed 
circuit can be varied by varying bias currents of VDCCs. 
Under ideal conditions the designed circuit simulates a 
lossless FDNR with no need to meet any component 
matching restriction. In non ideal environment with 
current/voltage tracking errors also the circuit behavior is 
not deviated from ideal behavior.  All the active and passive 
sensitivity indexes of proposed circuit were found low. The 
influence of VDCC terminal parasitic impedances on 
realized circuit have been discussed and maximum usable 
frequency was evaluated. The working of realized FDNR 
simulator has been validated by second order filters design 
examples. The mathematical analysis of developed 
configurations, have been verified by SPICE simulations 
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